

Fig. 9

54) An oxide layer 104 is formed on a semiconductor substrate 101 by selective oxidation. Thereby the edges 104A of a window in the oxide layer 104 have edges which are naturally tapered. Using the oxide layer 104 as a mask, a buried layer 105 is formed by ion implantation. The buried layer is flat at the centre of the window, curves up to the surface of the semiconductor substrate 101 in correspondence to the tapered edges 104A of the oxide layer 104, and extends into the centre of the window. The buried layer is flat at the centre of the window, curves up to the surface of the semiconductor substrate 101 in correspondence to the tapered edges 104A of the oxide layer 104, and a contact region 110 is formed at the exposed part.


55) A semiconductor integrated circuit device and a method of fabricating such a device.

(30) Priority: 21.12.79 JP 16659679	(43) Date of publication of application: 15.07.81 Bulletin 81/28	(44) Designated Contracting States: AT BE CH DE FR GB IT LU NL SE
(11) Applicant: FUJITSU LIMITED 1015, Kamikodanaka Nakahara-ku Kawasaki-shi Kanagawa 211(JP)	(12) Inventor: Seiichi, Junji 7-11, Seta 4-chome Setagaya-ku Tokyo 158(JP)	(12) Inventor: Kamioka, Hajime 370-40, Kamikasicho-cho Totsuka-ku Yokohama-shi Kanagawa 244(JP)
(12) Inventor: Sunderland, James Harry et al. HASELTINE LAKE & CO Hatchett House 28 Southampton Buildings Chancery Lane London WC2A 1AT(GB)	(12) Representative: James Harry et al. HASELTINE LAKE & CO Hatchett House 28 Southampton Buildings Chancery Lane London WC2A 1AT(GB)	(12) Representative: Sunderland, James Harry et al. HASELTINE LAKE & CO Hatchett House 28 Southampton Buildings Chancery Lane London WC2A 1AT(GB)
(22) Date of filing: 18.12.80	(23) Application number: 80304583.0	(24) Date of publication number: 80304583.0
H 01 L 21/76, H 01 L 21/74	H 01 L 21/265	H 01 L 21/265

EUROPEAN PATENT APPLICATION

0 032 022

A1



(11) Publication number:

(12) Office européen des brevets

(13) European Patent Office

(14) European Patent Office

0032022

A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND A METHOD OF FABRICATING SUCH A DEVICE.

The present invention relates to a semiconductor integrated circuit device and a method of fabricating such a device.

Consequently, a transistor in a bipolar integrated circuit device has a structure as indicated in Figure 1 of the accompanying drawings which is a schematic cross-sectional diagram. In Figure 1, 1 is a P type semiconductor substrate buried layer deposited at the boundary between substrate 1 and the epitaxial layer 2; 4 is a P type isolation region formed to extend to the substrate 1 from the surface of the epitaxial layer 2. In addition, 5 is a P type base region formed on or in the epitaxial layer 2 in a region defined within the isolation region 4 for the formation of an active element; 6 is an N⁺ type emitter region formed within the base region 5; 7 is an N⁺ type collector contact region formed within the epitaxial layer 2. Moreover, 8 is an insulating film covering the surface of the epitaxial layer 2. Furthermore, 9 is an emitter electrode; 10 is a base electrode; and 11 is a collector electrode.

20 In such a bipolar transistor, the collector of the transistor consists of the N⁺ type buried layer 3 and the N⁺ type collector contact region 7. Collected series resistance can be reduced and the operating speed characteristic can be improved (that is, operating

25

0032022

5 However, in a production method for fabricating the bipolar transistor of Figure 1, the collector contact region 7 is generally formed simultaneously with the emitter region 6 and with the buried layer 3. As a result, the epitaxial layer 2 of lower impurity concentration extends down to the buried layer 3, so that a reduction in collector series resistance is not achieved.

10 contact region 7 is generally formed simultaneously with the emitter region 6 and as a result it is formed with the same depth as the emitter region 6 and with almost the same depth as the buried layer 3, so that a reduction in collector contact region 7 and the buried layer 3, so that a reduction in collector contact region 7 is an increase in the number of fabrication steps required.

15 It has been attempted to form the collector contact region 7 more deeply by forming the emitter region 6 and the collector contact region 7 separately, but this results in an increase in the number of fabrication steps required.

20 In order to overcome such difficulties of forming a collector in a conventional bipolar transistor and in the fabrication methods for such formation, the present applicant has proposed the following method.

25 That is, as indicated in Figure 2 of the accompanying drawings, which is a schematic cross-sectional view, an insulating film 22 of silicon dioxide is formed on the surface of a p-type silicon semiconductor substrate 21.

30 Then, as illustrated in Figure 3 of the accompanying drawings, which is another schematic cross-sectional view, parts of the insulating film 22 are selectively removed by etching, thus forming a window 23 in which a part of the semiconductor substrate 21 is exposed.

35 The edge 23A of the window 23 in the insulating film 22 is provided with a taper of an inclination of about 45° by a proper selection of etching conditions.

30. **Figure 4** of the accompanying drawings, which is
into the semiconductor substrate 21 using the insulating
film 22 as a mask, and thereby, as illustrated in
Figure 4 of the accompanying drawings, which is
another schematic cross-sectional diagram, an N_+ type
buried layer 24 is formed. The N_+ type buried layer
24 is flat beneath the window 23 (that is, lies at a
constant depth) but is inclined and changes continuously
in depth at areas just under the inclined portions
of the insulating film 22 and part of the buried layer
24 extends up to the boundary between the semiconductor
substrate 21 and the insulating film 22.
10. Then, the insulating film 22 is removed,
which is another schematic cross-sectional diagram,
illustrated in Figure 5 of the accompanying drawings,
an insulating film 25 is newly formed on the surface
of the semiconductor substrate 21.
15. **Figure 6** of the accompanying drawings,
into a P type region 26 which is surrounded by the
 N_+ type layer 24 and into an exposed area of the N_+
type layer 24, and thereby, as illustrated in
Figure 6 of the accompanying drawings, which is
another schematic cross-sectional diagram, an N_+ type
emitter region 27 and an N_+ type collector contact
region 28 are formed. The P type region 26 provides
a base region. In Figure 6, 29, 30 and 31
are respectively an emitter electrode, a base electrode
and a collector electrode.

20. **Figure 7** of the accompanying drawings, which is
into a N_+ type buried layer 24 forms a collector region,
and a part of that N_+ type buried layer is led up to the
surface of the semiconductor substrate by means of
only a single layer implantation step. Therefore, it is
sufficient for the purposes of leading out the collector contact
to a collector electrode, to form the collector contact
region 28 to the same depth as the emitter region 27,
and thereby the production process can be simplified
as compared with that required for the realization of the
object of the present invention.

5 An embodiment of the present invention can provide a bipolar integrated circuit device, such that integration density in the device can be improved.

10 An embodiment of the present invention can provide a method of fabrication of an element having a buried layer, in a bipolar integrated circuit device, which facilitates the leading out of the buried layer to the surface of a semiconductor substrate in which the

15 I₂L semiconductor integrated circuit devices. The present invention can also be applied to whereby integration density can be improved.

20 Briefly, an embodiment of the present invention provides a semiconductor integrated circuit device with a window therein, having inclined edges, for forming an active region of the semiconductor substrate, having a semiconductor substrate, an insulating layer

25 with a certain curvature in areas below the edges of the turns up to the surface of the semiconductor substrate and active region of the semiconductor substrate and a buried layer which is flat below the centre of the window in the insulating layer, and a circuit element

30 An embodiment of the present invention also provides a method of fabricating a semiconductor integrated circuit device comprising steps for: a method of forming an insulating layer having a window thereina with tapered or inclined edges by selectively oxidizing the surface of a semiconductor substrate,

35 the surface of a semiconductor substrate, by ion implantation, into the provided in the insulating layer, defining an active region within the window

40 circuit element having a buried layer having a window thereina with tapered or inclined edges by selectively oxidizing the surface of a semiconductor substrate, by ion implantation, into the insulating layer, defining an active region within the window

45 the surface of a semiconductor substrate, by ion implantation, into the insulating layer, defining an active region within the window

50 An embodiment of the present invention also provides a method of fabricating a semiconductor integrated circuit device comprising steps for: a method of forming an insulating layer having a window thereina with tapered or inclined edges by selectively oxidizing the surface of a semiconductor substrate, by ion implantation, into the insulating layer, defining an active region within the window

55 the surface of a semiconductor substrate, by ion implantation, into the insulating layer, defining an active region within the window

60 An embodiment of the present invention also provides a method of fabricating a semiconductor integrated circuit device comprising steps for: a method of forming an insulating layer having a window thereina with tapered or inclined edges by selectively oxidizing the surface of a semiconductor substrate, by ion implantation, into the insulating layer, defining an active region within the window

65 the surface of a semiconductor substrate, by ion implantation, into the insulating layer, defining an active region within the window

70 An embodiment of the present invention also provides a method of fabricating a semiconductor integrated circuit device comprising steps for: a method of forming an insulating layer having a window thereina with tapered or inclined edges by selectively oxidizing the surface of a semiconductor substrate, by ion implantation, into the insulating layer, defining an active region within the window

75 the surface of a semiconductor substrate, by ion implantation, into the insulating layer, defining an active region within the window

80 An embodiment of the present invention also provides a method of fabricating a semiconductor integrated circuit device comprising steps for: a method of forming an insulating layer having a window thereina with tapered or inclined edges by selectively oxidizing the surface of a semiconductor substrate, by ion implantation, into the insulating layer, defining an active region within the window

85 the surface of a semiconductor substrate, by ion implantation, into the insulating layer, defining an active region within the window

90 An embodiment of the present invention also provides a method of fabricating a semiconductor integrated circuit device comprising steps for: a method of forming an insulating layer having a window thereina with tapered or inclined edges by selectively oxidizing the surface of a semiconductor substrate, by ion implantation, into the insulating layer, defining an active region within the window

95 the surface of a semiconductor substrate, by ion implantation, into the insulating layer, defining an active region within the window

5 Next, a silicon nitride film 102 is selectively formed on an active region of the surface of the silicon substrate 101 (e.g. on a region where a circuit element is to be formed) and a channel cut layer 103 with a concentration (of impurity) as high as 1×10^{17} atoms/cm³ is formed at the surface of silicon substrate 101 by ion implantation of boron ions (B_+) into the surface of the silicon substrate 101 using the silicon nitride film 102 as a mask. This is illustrated in Figure 7.

10 After this, a silicon nitride film 102 is selectively formed using a selective oxidation process as oxidized using a silicon nitride film 102 as a mask, the silicon employing silicon nitride film 102 alone the boundary between the silicon nitride film 102 and the silicon substrate 101, a part of it progresses beneath the bottom of the dioxide layer 104 is formed in such a manner that employing silicon nitride film 102 as a mask, the silicon dioxide layer 104 is formed in a so-called "bird's beak".

15 As a result of the selective oxidation process employing silicon nitride film 102 as a mask, the silicon dioxide layer 104 is formed in such a manner that a part of it progresses beneath the bottom of the silicon nitride film 102 and the silicon substrate 101, causing the formation of a so-called "bird's beak".

20 When the silicon nitride film 102 is removed, the exposed portion of the silicon substrate 101, namely the active region, is defined by and surrounded by the silicon dioxide layer 104 at which the edge 104A is incised or tapered or curved.

25 Therefore, phosphorus ions (P_+) are implanted into the silicon substrate 101 using the silicon dioxide layer 104 as a mask. For example, the ion implantation conditions are as follows: acceleration energy 400 KeV, dose 1×10^{15} atoms/cm². As a result, as illustrated in Figure 9, an N_+ type buried layer of 2×10^{19} atoms/cm³ is formed at a depth of 5000 Å to 6000 Å within the silicon and dose 1×10^{15} atoms/cm².

30 Therefore, phosphorus ions (P_+) are implanted into the silicon substrate 101 using the silicon dioxide layer 104 as a mask. For example, the ion implantation conditions are as follows: acceleration energy 400 KeV, dose 1×10^{15} atoms/cm². As a result, as illustrated in Figure 9, an N_+ type buried layer of 2×10^{19} atoms/cm³ is formed at a depth of 5000 Å to 6000 Å within the silicon.

5 type buried, layer 105 and the ion implantation
 within the silicon dioxide layer 104, and the N^+
 layer 105A is formed at a depth of 4000Å to 4500Å
 by the silicon dioxide layer 104, and an ion implantation
 substrate 101 where the substrate 101 is not covered
 Namely, the N^+ type buried layer 105 gradually approaches
 105A come into contact with each other at the surface
 of the silicon substrate 101 beneath the tapered or
 inclined edge 104A of the silicon dioxide layer 104.
 105A curves up to or comes up close to the surface
 of the silicon substrate 101, in a fashion provided
 by the tapering angle or curvature of edge 104A,
 by the tapering angle or curvature of edge 104A,
 15 under the tapered edge 104A of the silicon dioxide
 layer 104 and appears at the surface of the silicon
 substrate 101 under the silicon dioxide layer 104.
 An active region 101A of the silicon substrate 101
 surrounded by the N^+ type buried layer 105 is
 inverted to an N^- type region with a surface impurity
 because the phosphorus ions are normally distributed
 (Gaussian distribution) in the ion implanted region.
 When it is required to further increase impurity
 concentration of such N^- type active region 101A,
 this can be done by further implantation of phosphorus
 ions into the active region 101A by reducing ion
 implications energy.

20 Therefore, the surface of the silicon dioxide
 layer 104 is removed by etching using a fluorine acid
 series etching solution. As a result of the phosphorus
 ion implantation, parts beneath the surface of the
 ion implantation, parts beneath the surface of the
 damaged silicon dioxide layer to a depth of about 4000Å
 to 4500Å are easily etched. In addition, as a result
 of such etching process, the edge 105B of the N^+ type
 buried layer 105 is exposed. This is shown in Figure
 35 10. In the etching of the silicon dioxide layer 104,
 the etching speed of parts which have been subjected
 to ion implantation is enhanced to the silicon dioxide
 layer 104 is about twice that of the silicon dioxide
 layer 104.

parts not subjected to ion implantation. Therefore, terminiation of etching for parts which have been subjected to ion implantation can be detected easily by observing etching speed changing points.

Therefore, a silicon dioxide film 106 is formed to a thickness of about 2000 Å by a thermal oxidation process on the surface of the active region 101A.

Then a window is selectively provided on the silicon dioxide film 106 and/or boron ions are implanted into the silicon dioxide film 106 as a mask, and thereby a P type base region 107 is formed on the active region 101A. For example, such boron ion implantation can be carried out under such condition that acceleration energy is 50 KeV and dose is 1×10^{15} atoms/cm².

As a result, the base region 107 is formed to a thickness of about 1500 Å. This is shown in Figure 11.

Windows are provided in the silicon dioxide film 106 where it covers the base region 107 and where it covers exposed portion 105B of the N⁺ type layer 104 and silicon dioxide layer 106. A well

buried layer 105 and a photo-photosensitive glass (PSG) for formation of PSG layer 108.

Known CVD (chemical vapour deposition) method can be used by heat treatment and thereby an N⁺ type emitter region 109 and an N⁺ type collector contact region 110 with a surface concentration of 1×10^{20} atoms/cm³ and a depth of about 2000 Å are formed.

The base region 107 reaches a depth of 3000 Å because boron ions advance by diffusion. This is shown in Figure 12.

Next, windows are formed selectively on the PSG layer 108 and silicon dioxide film 106, and moreover layer 108 and silicon dioxide film 106, and the windows are formed by an evaporation method covering the windows and PSG layer 108. In succession, the aluminum layer 1 and by an evaporation method covering the windows and PSG layer 108.

is selectively removed by etching to form an emitter electrode 111, a base electrode 112, and a collector electrode 113. This is shown in Figure 13.

In the bipolar transistor structure indicated with reference to Figures 7 to 13, N^+ type buried layer 105 which forms a portion for leading out the collector extends up to the surface of the semiconductor substrate at curved end parts thereof, and thereby connection to collector contact region 110 can be effected easily; as a result collector region series resistance can be made very small.

Therefore, high speed operation can be realized by the bipolar transistor structure.

In addition, since the formation of the collector contact region 110 does not require the utilization of a wider area than necessary for other steps, a bipolar transistor structure at a smaller size, thus realizing higher integration density in an integrated circuit device.

According to the embodiment of the present invention described above, since the silicon dioxide layer formed by a selective oxidation process is used as a mask for obtaining a buried layer, the edge of the window provided by the mask is naturally tapered or curved. Therefore, as compared with the prior method wherein the edge is provided with the present invention are much simplified as compared with the fabrication processes involved in an embodiment of the present invention through a plurality of processing steps a taper through a plurality of the mask used for forming the buried layer.

Moreover, since, in the embodiment of the present invention illustrated above, the emitter region and collector contact region are formed in the same process step, fabrication steps can be simplified.

Furthermore, according to the embodiment of the present invention described above, the emitter region and collector contact region are formed to the embodiment of the present invention by an ion implantation method and circuit elements are formed in the buried layer, the buried layer is formed in the invention described above, the buried layer is formed in the present invention.

0032022
 Figure 15 illustrates that, after exposing parts
 of the N^+ type buried layers 203 by removing parts
 of the silicon dioxide layer 202 damaged by ion implantation
 by etching, a silicon dioxide film 206 is formed on the
 surface of the active region; N type regions 207A,
 207B, 207C and 207D and 208A, 208B are formed by providing
 windows in the silicon dioxide film 206 and by
 implanting arsenic ions (As^+) into the P type
 regions 205A, 205B and N type region 201; and then
 the ion implantation of arsenic is carried out
 under conditions, for example, such that acceleration
 energy is 80 KeV and the dosage is 5×10^{15} atoms/cm².
 Figure 16 shows a plan view of the I_L device
 under conditions, for example, such that acceleration
 energy is 80 KeV and the dosage is 5×10^{15} atoms/cm².
 In the structure shown in Figures 15 and 16, P type
 regions 204A, 204B, N type regions 201 and P type
 regions 205A, 205B form lateral PNP transistors
 within regions 203 surrounded by the N^+ buried layer 203
 with the P type regions 204A, 204B used as injectors
 and N type regions 201 as base regions.
 In addition, N type regions 201, P type regions
 205A and 205B and N type regions 207A, 207B, 207C
 and 207D form vertical NPN transistors respectively
 for which the N^+ type buried layer 203 are used as
 emitter lead out portions, P type regions 205A and 205B
 are used as base regions and N type regions 207A,
 207B, 207C and 207D are used as collector regions.
 Electrodes 209A, 209B are respective injector
 electrodes and electrode 210 is used as a base
 electrode of lateral PNP transistors and as emitter
 electrodes of vertical NPN transistors. Moreover,
 electrodes 211A, 211B are respectively used as
 collector electrodes of lateral PNP transistors and as

15	Furthermore, since the P type injector regions 204A, 204B are surrounded by N_+ type buried layers 203 except for surfaces of the injector regions facing regions 204A, 204B are easily effected.
20	regions 204A, 204B are injected into the injector regions facing P type regions 205A, 205B, a lesser amount of carriers 203 are injected into the injector regions facing regions 204A, 204B are easily effected.
25	regions 204A, 204B are injected into the injector regions facing P type regions 205A, 205B, a lesser amount of carriers 203 are injected into the injector regions facing regions 204A, 204B are easily effected.
30	regions 204A, 204B are injected into the injector regions facing P type regions 205A, 205B, a lesser amount of carriers 203 are injected into the injector regions facing regions 204A, 204B are easily effected.
35	regions 204A, 204B are injected into the injector regions facing P type regions 205A, 205B, a lesser amount of carriers 203 are injected into the injector regions facing regions 204A, 204B are easily effected.

base electrodes of vertical NPN transistors. Thus, electrodes 212A to 212D form collector electrodes of the vertical NPN transistors. In such a structure embodiment the present invention, since N^+ type buried layers 203 extend up to the surface of the semiconductor substrate, connection between an emitter region and an emitter contact region 208 of a vertical NPN transistor can be made very easily and thereby emitter region series resistance can be kept very small.

Since an emitter region electrode is deposited at the surface of the silicon substrate 201, connection with a lead wire leading out the electrode can be

1. A method of fabricating a semiconductor circuit device, wherein an insulating layer is formed on the substrate of a semiconductor substrate, which insulating surface of a semiconductor substrate, which insulating layer is provided with a window having an edge which is tapered (which tapers down to the substrate surface of the substrate, using the and a buried layer is formed in the substrate, using the insulating layer as a mask, in such a manner that the buried layer is flat at the centre of the window and turns up to the surface of the substrate towards the edge of the window.

2. A method as claimed in claim 1, wherein the insulating layer is formed by selective oxidation of the surface of the substrate, thereby to provide the buried layer with an edge which is tapered, and wherein the window with an edge which is tapered, turns up to the substrate surface in a manner into the insulating layer.

3. A method as claimed in claim 1 or 2, wherein the buried layer is formed by ion implantation of impurities into the substrate and insulating layer.

4. A method as claimed in claim 1, 2 or 3, wherein a part of the buried layer is exposed by removing a portion of the insulating layer.

5. A method as claimed in claim 4, wherein a contact region is formed at the exposed part of the buried layer.

6. A method as claimed in any preceding claim, wherein a circuit element is formed in that part of the substrate above and surrounded by the buried layer.

7. A method as claimed in claim 6, wherein the circuit element is a bipolar element.

8. A method as claimed in claim 6, wherein the circuit element is an I_L^2 element.

9. A method as claimed in any one of claims 1 to 6, wherein the semiconductor substrate is of one conductivity.

CLAIMS

14. A device as claimed in claim 12 or 13, wherein a
semiconductor substrate is formed by selective oxidation of
insulating layer is formed in claim 11, wherein the
13. A device as claimed in claim 11, wherein the
regulation thereof.
layer and employing the buried layer as one conductive
element formed in the region surrounded by the buried
substrate adjacent the edge of the window, and a circuit
window and curves up to the surface of the semiconductor
buried layer which is flat at the centre of the
window therein the edge of which is tapered, and a
window of the semiconductor substrate having a
on a surface of the semiconductor substrate having a
a semiconductor substrate, an insulating layer formed
12. A semiconductor integrated circuit device comprising
method as claimed in any one of claims 1 to 10.
11. A semiconductor circuit device fabricated by a
lead out portion for the first region.
is formed in which the buried layer is used as a
region, and an integrated injecting logic element
conductivity type, is formed within the said first
first region, a fourth region, of the said one
are formed separately in a lateral direction within the
third regions, of the opposite conductivity type,
surrounded by the said buried layer, a second and
of the said one conductivity type, is formed which is
said one conductivity type, and wherein a first region,
conductivity type and the buried layer is of the
wherein the semiconductor substrate is of one
10. A method as claimed in any one of claims 1 to 6,
lead out portion for the said first region.
formed in which the buried layer is used as a
the second region, and a bipolar circuit element is
of the said opposite conductivity type, is formed in
a second region, a third region,
buried layer, a second region, of the said one conductivity
conductivity type, is formed in the first region, of the said one
type, and wherein a layer is of the opposite conductivity

contact region is formed at a part of the said buried layer at the surface of the semiconductor substrate.




Fig. 6




Fig. 5




Fig. 4




Fig. 3




Fig. 2




Fig. 1

1/2




Fig. 10




Fig. 9




Fig. 8







Fig. 7




2/4

0032022



3/4

0032022



四/四

0032022

DOCUMENTS CONSIDERED TO BE RELEVANT		CLASSIFICATION (Int. Cl.)	APPLICATON (Int. Cl.)	Category
JP - A - 53 87672 (NIPPON DENKI K.K.)	1-7, 9, 11-14	Passages	Relevant to claim	X
NEWS AUS DER TECHNIK, volume 1978, no. 3, June 15, 1978,	1-2, 5-6, 7-8, 10	Wurzburg, DE "Herstellerliche biipolarer Integrierte Schaltungen ohne Epitaxie", Abstract 465,	Abstract and figures *	X
NEWS AUS DER TECHNIK, volume 1978, no. 3, June 15, 1978,	1-2, 5-8, 10	New York, US "A.E. MICHEL et al. "Bipolar integrated circuits without epitaxial layers", page 451.	Abstract 465 and figures *	X
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 19, no. 11, April 1977,	H 01 L 21/265	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 19, no. 11, April 1977,	Abstract 465 and figures *	X
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 14, no. 5, October 1971,	H 01 L 21/265	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 14, no. 5, October 1971,	Abstract 465 and figures *	X
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 14, no. 5, October 1971,	H 01 L 21/76	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 14, no. 5, October 1971,	Abstract 465 and figures *	X
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 14, no. 5, October 1971,	H 01 L 21/74	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 14, no. 5, October 1971,	Abstract 465 and figures *	X
TECHNICAL FIELDS SEARCHED (Int. Cl.)				
A X				
1				